Job Details
USC's Information Sciences Institute (ISI), a unit of the university's Viterbi School of Engineering, is a world leader in the research and development of advanced artificial intelligence, information processing, computing, and communications technologies. ISI's 400 faculty, professional staff and graduate students carry out extraordinary information sciences research at three distinct locations - Marina Del Rey, CA; Arlington, VA; and Waltham, MA.
* This position is based in Arlington, VA. Hybrid work options are available *
The Computational Systems and Technology division at ISI is a leader in disrupting and advancing the fields of digital design, computer architecture and EDA tooling. As an applied research lab, our work spans the creation and maturation of ideas from academic conception to applied research prototypes.
CST staff can be found:
* Researching and developing AI-enabled EDA tools for next generation systems,
* Developing full scale domain specific computational accelerators for emerging fields such as Fully Homomorphic Encryption and RF spectrum sharing,
* Performing experiments on the International Space Station,
* Utilizing ISI's MOSIS service to fabricate novel computer architectures.
Our success is based on investing in our staff through a culture centered on:
* Learning and idea generation,
* Accepting challenges, and
* Continual growth through contributing to, creating, and leading a research agenda.
We are looking for highly talented, motivated technical leaders to join our team. This position will lead research and propose major innovations in domain specific computing targeting ASICs and FPGAs. Research and develop high speed, compact on-chip communication and switching mechanisms that scale to full device solutions. Collaborate with team members developing custom EDA tools to perform design space exploration of custom architectures across unique performance parameters. Be an active member of a fast-paced ASIC Development team supporting the full life cycle from functional architecture definition to physical implementation, verification, and tape-out. The successful candidate will also collaborate with peers within the group and across ISI; publish results in top tier conferences; and contribute to and lead proposals efforts.
Position specific JOB QUALIFICATIONS:
* PhD or MS and equivalent experience in Computer Engineering, Electrical Engineering, or Computer Science required.
* Previous publications, patents, or innovations related to digital design, computer architecture, on-chip networking, EDA for digital design, or novel application mapping.
* Five years of digital design experience using Synopsys or Cadence CAD tools and commercial/academic cad flows.
* Five years of Hardware Description Language (Verilog, VHDL, or SystemVerilog) and Python development experience.
* Ability to evaluate, apply, and mature published research to real-world problems at scale on prototype systems.
* Ability to handle Controlled Unclassified Information (CUI). Per U.S. government regulations, eligibility to handle CUI requires U.S. Citizenship.
Preferred Job Qualifications:
* Three years of experience with hardware/software co-design and design space exploration with heterogenous computing architectures.
* Successful tape out experience on modern foundry nodes (<=12nm) a significant plus.
* Prior experience using digital logic verification tools such as Synopsys Formality, Cadence Conformal, or Synopsys VC Formal
* Prior experiences developing and/or verifying wireless or digital signal processing systems.
The annual base salary range for this position is $148,701 - $180,000. When extending an offer of employment, the University of Southern California considers factors such as (but not limited to) the scope and responsibilities of the position, the candidate's work experience, education/training, key skills, internal peer equity, federal, state and local laws, contractual stipulations, grant funding, as well as external market and organizational considerations.
The University of Southern California values diversity and is committed to equal opportunity in employment.
Minimum Education: Doctorate Minimum
Experience: 0-6 months
Minimum Field of Expertise: PhD with demonstrated record of outstanding research contributions and experience. Proven technical proficiency, exceptional creativity, successful collaboration with others, and independent thought. Strong managerial skills. Demonstrated reputation as an emerging leader in field with sustained performance and accomplishment. Demonstrated ability to conceptualize research directions, exert technical leadership, communicate technical ideas, coordinate individual contributions to a research program, and present research plans and results in a manner that will elicit favorable funding actions.
USC is an equal opportunity, affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability, or any other characteristic protected by law or USC policy. USC will consider for employment all qualified applicants with criminal histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring ordinance. We provide reasonable accommodations to applicants and employees with disabilities. Applicants with questions about access or requiring a reasonable accommodation for any part of the application or hiring process should contact USC Human Resources by phone at (213) ###-####, or by email at ...@usc.edu. Inquiries will be treated as confidential to the extent permitted by law.
Read USC's Clery Act Annual Security Report
Notice on Non-Discrimination
Certain positions are subject to background screening
EEO is the Law
EEO is the Law Supplement
Pay Transparency Non-Discrimination
USC is an E-Verify Employer
If you are a current USC employee, please apply to this USC job posting in Workday by copying and pasting this link into your browser: